

Selected Problem Solutions - Chapter 2


2.1 a)



X	Y	wand
0	0	1
0	1	1
1	0	1
1	1	0

Gate: NOT


b)



X	Y	W	Z
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1

Gate: AND

c)




X	Y	W	V	Z
0	0	1	1	0
0	1	1	0	1
1	0	0	1	1
1	1	0	0	1

Gate: OR

2.3

X	Y	Z
0	0	0 ← $Z = x$
0	1	1 ← $Z = \neg x$
1	0	1 ← $Z = \neg x$
1	1	0 ← $Z = x$



2.5

a)  $Z = \neg(\neg x \cdot \neg y) + x \cdot \neg y + x \cdot y$

x	y	Z
0	0	0
0	1	1
1	0	1
1	1	0

x	y	Z
T	T	T
T	F	F
F	T	F
F	F	F

0 = TRUE AND gate

b)

 $Z = \neg x \cdot \neg y + x \cdot \neg y + x \cdot y$

x	y	Z
0	0	0
0	1	0
1	0	0
1	1	1


0 = TRUE OR gate

2.7

x	y	Z
0	0	1
0	1	0
1	0	1
1	1	1

a) $Z = \neg x \cdot \neg y \mid x \cdot \neg y \mid x \cdot y$

b)



c)

$$Z = x \mid \neg y$$

d)




2.9

x	y	z
0	0	1
0	1	0
1	0	1
1	1	0

a)

$$z = \neg x \wedge \neg y \quad | \quad x \wedge \neg y$$


b)



c)

$$z = (x \vee \neg y) \wedge (\neg x \vee \neg y)$$

d)



2.11

X	$\sim X$	$X \& X$	$X \& \sim X$	$X X$	$X \sim X$	$X \wedge X$	$X \wedge \sim X$
0	1	0 ✗	0	0 ✗	1	0	1
1	0	1 ✗	0	1 ✗	1	0	1

a) $X \& X = \underline{\hspace{2cm} \times}$

b) $X \& \sim X = \underline{\hspace{2cm} 0}$

c) $X | X = \underline{\hspace{2cm} \times}$

d) $X | \sim X = \underline{\hspace{2cm} 1}$

e) $X \wedge X = \underline{\hspace{2cm} 0}$


f) $X \wedge \sim X = \underline{\hspace{2cm} 1}$

Problem 2.13

```
-- Title      : P2_13
-- Design     : halfadder
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity P2_13 is
    port(
        a0 : in STD_LOGIC;
        b0 : in STD_LOGIC;
        s0 : out STD_LOGIC;
        c1 : out STD_LOGIC
    );
end P2_13;

architecture P2_13 of P2_13 is
begin
    s0 <= a0 xor b0;
    c1 <= a0 and b0;
end P2_13;
```



a_0	b_0	s_0	c^1
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

half adder

Problem 1.15

```

-- Title      : P2_15
-- Design     : decode24
library IEEE;
use IEEE.STD_LOGIC_1164.all;


entity P2_15 is
  port(
    en : in STD_LOGIC;
    x : in STD_LOGIC_VECTOR(1 downto 0);
    y : out STD_LOGIC_VECTOR(3 downto 0)
  );
end P2_15;

architecture P2_15 of P2_15 is
begin

  y(0) <= (not x(1)) and (not x(0)) and en;
  y(1) <= (not x(1)) and x(0) and en;
  y(2) <= x(1) and (not x(0)) and en;
  y(3) <= x(1) and x(0) and en;

end P2_15;

```



$$en = 1$$

$x(1)$	$x(0)$	$y(3)$	$y(2)$	$y(1)$	$y(0)$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$y(2) = 1 \text{ when } x(1:0) = 2$$